VikasPaduvalliResume

From: Circuit Design Intern
Remote Name: 129.110.241.46
Date: Wednesday, May 06, 2009
Time: 01:41 PM

Resume

Vikas Paduvalli 214-356-8254 2400 Waterview Pkwy., Apt#836 Richardson TX 75080 vikas@student.utdallas.edu Targeting Internship / Co-Op Positions **Education *Master of Science Electrical Engineering (GPA 3.9) The University of Texas at Dallas - 2010 *Bachelor of Science Electronics/Communication Engineering BMS College of Engineering (India) - 2008 **Technical Skills *Languages: Assembly (x86), VHDL, Verilog, Matlab. *Software: LaTeX, Shell Script, C, C++, Perl, Python. *Tools: Agilent Advanced Design Systems, CADence(Virtuoso, Spectre), SPICE, LABView, MS Office 2007. *Operating Systems: DOS, Unix, Linux(Debian), Windows Vista/XP. *Microcontrollers: AVR Atmega series, Blackfin (DSP), 8085, 8086. **Relevant Courses *Electronic Circuits, Advanced Analog Circuit Design, Digital Signal Processing, VLSI Design. *Digital Systems Design (VHDL and Verilog), RF Microwave Circuits, Solid State Devices. **Projects *Memory Compiler Design (In progress - VLSI Design Lab, UT Dallas) -Applying dynamic research and analysis skills towards development of a SRAM memory compiler which will help researchers in future to automate the generation of layout for their memory component. *Analog Integrated Circuit Design (8/2008 to 12/2008, UT Dallas) -Designed a fully differential folded cascode amplifier that can drive speaker loads as low as 32 Ohms with a high voltage swing of 3 Volts peak to peak at the output with an open loop gain of over 90 dB. *Semi Custom VLSI Design (8/2008 to 12/2008, UT Dallas) -Developed a semi custom logarithmic converter involving verilog coding, synthesis, generation and verification of the layout. -Calculates logarithm to base ten of any input number to the third digit precision. *RF Receiver System for Phased Array Radar Module (8/2008 to 12/2008, UT Dallas) -Designed and tested successfully a receiver system for a phased array radar module operating at an ultra high frequency of 10 GHz. -Used in satellite array antennas as synthetic aperture radar for capturing geographic details of a terrain. *Datalogger using Secure Digital Card (8/2007 to 6/2008), Indian Institute of Science - Bangalore) -Built a high capacity data logger using SD card with ATmega32 microcontroller. -Used by the Center for Oceanic and Atmospheric Sciences for the purpose of logging long term temperature and humidity data for research purposes. *JPEG 2000 on DSP Processor (12/2007 to 5/2008, Indian Institute of Science - Bangalore) -Implemented on a 16 bit Blackfin digital signal processor, involved wavelet transform of the input image followed by arithmectic encoding. -Being a better compression standard than JPEG, it increased the efficiency of image processing in embedded processors used in mobile phones and digital cameras. **Work History Internship from Avaya Global Communications, Bangalore Networking and Communications (8/2007 to 10/2007) -Worked on internet protocols, networking architectures and routers, resulting in deeper understanding of computer communication and networking concepts. -Surveyed different networking architectures used by firms in Bangalore, helping the company to improve on its products to meet customers' needs better.

-start of code- -end of code- &n bsp; Sponsor: ITC Software

ITC Software Project Auctions Get professional programmers to bid on your project. FREE RFP's >> IT Consultants, Contractors, Freelancers post your FREE PROFILE here PLUS get US$ 10 credited to your bidding account >>